Introduction
The constant advancement of semiconductor technology has prompted a further reduction in size and an increase in the density of integrated circuits. In order to meet the various requirements of the industry, higher accuracy, longer fatigue life, and a greater capability to withstand temperature extremes have become important criteria in the design of probe cards (Iscoff, 1994; Gilg, 1997) . After a certain period of use, probe cards must be calibrated by a professional machine; several properties need to be verified, such as the probe's maximum current, resistivity (contact resistance), and reaction force. This verification procedure may influence the efficiency of production lines, since it is performed offline. One crucial step in this procedure is monitoring the reaction force exerted by the probes on each other, in order to compute the average reaction force and complete coplanarity to ensure the efficient operation of the probe cards. To expedite this procedure, we designed an arraytype CMOS force sensor that is capable of monitoring the status of vertical probe cards online in both die-level and wafer-level applications. In the past, the fabrication of pressure sensors typically involved an MEMS process with backside etching adopted for its post process (Ghalichechian, 2002; Malhair & Barbier, 2003) . However, in recent years, more and more researchers have proposed to combining the standard CMOS process with the MEMS process to manufacture both microsensors and integrated circuits (Yang et al., 2005; Peng et al., 2005; Wang et al., 2006) . The combined process also has additional advantages, such as a reduction in the noise and number of pads. Our design also adopted the combined CMOS-MEMS process to fabricate force sensors and their signal conditioning circuits. Moreover, as the conventional post process can barely handle the increasingly smaller pitch between the probes (Wilson, 1999) , we etched a cavity on the silicon substrate to deform the membrane in the post process (RLS dry etching).
Design principle
The main structure of a piezoresistive pressure sensor is the sensor membrane, which is made from a material that has a piezoresistance effect. As a pressure or force is exerted upon the membrane, the membrane is deformed; the piezoresistance value or resistance of the piezoresistive material changes with the stress; this is referred to as the piezoresistance effect (See Ch.2.1). The resistive materials of the sensor are then connected to a Wheatstone 38 bridge to enhance their sensitivity. Thus, with the help of the Wheatstone bridge, we can obtain the value of ΔV when the resistance values changes. The resistance and ΔV values vary greatly as the pressure increases (See Ch.2.2). The pressure can be measured on the basis of the output value of ΔV once the relation between the pressure and ΔV is established.
Piezoresistance effect
In 1856, Lord Kelvin discovered the phenomenon of the piezoresistance effect. However, the practicality of the principle was only applied to a strain gauge in 1939, with metal used for the strain gauge material. Strain gauges are now used in many measurement applications, such as for mechanisms, buildings, airplanes, and scales. But, the resistance change rate for a metal strain gauge is very small. As a result, in applications that require the detection of small amounts of strain, metal strain gauges do not provide a sufficient sensitivity or signal/noise ratio. In 1954, Smith first exerted stress in the axial direction on a shaft that had been doped with silicon and germanium, and then measured the change rate of the resistance in the vertical direction (Smith, 1954) . The physical relationship between the resistance and stress is first established. The principle and architecture of a piezoresistive pressure sensor is as shown below (Petersen, 1982; Thurston, 1964) :
where ΔP is the change in the pressure; ω, the membrane deformation; ε, strain; σ, stress; ΔR /R, ratio of variation; and ΔV, potential difference. And the change rate of the resistance is:
where is Poisson's ratio, Δ / is the change rate of resistivity, (1+2 ) is the deformation of the material by the external pressure. Since silicon has a square structure, the relationship between the change rate of resistivity and the stress can be simply shown in the following matrix equation: where l1, m1, n1, l2, m2, and n2 are the transverse direction cosine and longitudinal direction cosine, respectively (Kanda, 1982) . The relationship between the change rate of the resistance and the stress can be simply shown in the following equation:
where σ L and σ T are the longitudinal stress and transverse stress, and L and T are the longitudinal piezoresistance coefficient and transverse piezoresistance coefficient, respectively.
The Wheatstone bridge principle
Piezoresistive pressure sensors use piezoresistive materials embedded in the membrane of the sensor, and adopt the Wheatstone bridge p r i n c i p l e , a s s h o w n i n F i g . 1 . F o u r piezoresistances are placed at the edge of a square membrane (two transverse piezoresistances; two longitudinal piezoresistances). The transverse and longitudinal piezoresistances are influenced by stress when the membrane deforms. The transverse piezoresistances will be widened and reduced, while the other piezoresistances will be lengthened and increased. 
When the resistances do not change, the output voltage is zero.
When pressure is exerted upon the sensor, the resistances will change in an ideal situation: 
Therefore, the situation assumes elasticity:
As seen in the above equation, we can utilize the change rate of the output voltage to evaluate the change rate of the resistances and thus obtain a pressure measurement.
Design and fabrication
First, sensor loading and other properties were simulated. If the properties of the sensor conformed to our requests, a photo mask for the sensor was designed. Then, we adopted the TSMC standard process and the post process (RLS) by CIC. The last step was packaging and measurement.
Simulation of sensor
There were two parts to the CMOS force sensor simulation: the membrane structure and the piezoresistance locations. The force range of a normal vertical probe card is about 3g ~ 5g, according to a previous reference (Gilg, 1997) . Table 1 . summarizes the properties of the main materials used in the IC fabrication process for the initial design. The optimal membrane area could be determined based on the probe pitch and membrane depth. The simulation parameter settings are shown in Fig. 2 . These include (a) Force: Since the force range of a normal vertical probe card is about 3g ~ 5g, the force range for the simulation was set at 0g ~ 5g, and (b) Boundary condition: The edge of the sensor membrane was firmly fixed. However, since only pressure could be set in the simulation software (CoventorWare), we needed to convert force to pressure (0 MPa ~ 60 MPa) for the simulation. Table 1 . summarizes the properties of the main materials used in the IC fabrication process, based on the limits of the TSMC .35 2P4M process. Among these materials, silicon dioxide and metal are the best membrane materials because their Young's modulus and yield stresses are good. In addition, we also considered the probe diameter (40 x 40 m 2 ) when assembling a vertical probe card, designing the membrane area to be 100 x 100 m 2 . Fig. 3 (a) (b) Fig. 3 . The pressure as 65MPa (a) Distribution of the von Mises stress of the COMS force sensor. (b) Distribution of the deformation of the COMS force sensor.
Property
shows a distribution map for the von Mises stress when the membrane was compressed by an external pressure. We were able to resolve the loading range for the force sensor after determining a 100 x 100 m 2 area for the membrane. When more metal layers were employed, the structural strength was weaker; when more silicon dioxide layers were employed there was less deformation. For a trade-off between the strength of the membrane structure and the sensitivity of the piezoresistance, we decided to use a membrane structure composed of two metal layers and two silicon dioxide layers. The main membrane material was silicon dioxide, which had a yield stress of 8.4 Gpa, as shown in Table A . According to the simulation results, the von Mises stress over the yield stress when the loading force is 65MPa on the membrane. Therefore, the optimum loading range of the force sensor was 0 to 5 grams (100 x 100 m 2 ; the safety factor was 2 to 3).
Simulation of piezoresistive location
Based on the simulation results (see Fig. 4 ) and a previous study (Ghalichechian, 2002) , the maximum stress was at the edge of the membrane. Therefore, the piezoresistance was placed at the edge of the membrane to measure the maximum membrane strain. The resistance change rate and sensor sensitivity increased simultaneously. The initial design adopted the traditional type of piezoresistance (rectangular and sheet piezoresistance) for the simulation, and the current density was 14 nA/ m 2 , as shown in Fig. 5 . The current was sparse at the corners, so we beveled them (45°). The density of the current then rose to 24 nA/ m 2 , as shown in Fig. 6 . The altered design could improve the resistance change rate and raise the sensitivity of the sensor. After deciding on the piezoresistance shape, we moved the piezoresistance to the center of the membrane from its central edge. The maximum current for the transverse piezoresistance was found at 17 µm, as shown in Fig.  7(a) . The maximum current for the longitudinal piezoresistance was found at 2, 3, 9 and 18 µm, as shown in Fig. 7(b) . Fig. 8 shows a schematic diagram of an array-type CMOS force sensor and signal processing circuit. For a 4x4 array-type CMOS force sensor, it is essential to design an address generator implemented by a counter and several decoders to generate a control signal, in order to measure the output voltage signal of each sensor unit. The specific column bit and row bit from each cycle, working with an analog switch, can send the output voltage signal of each sensor to an on-chip instrumentation amplifier to amplify the output signal for the followup signal processing. A single force sensor with an analog switch is shown in Fig. 9 .
Layout of the chip
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On Chip OP Address Generator Clock in Fig. 8 . Schematic diagram of array-type force sensor and signal process system. The chip had sixteen force sensors, and many pads around the sensors, as shown in Fig. 10 . In order to match the probe distances of our vertical probe card, the central distance of each force sensor was designed to be 250 µm. A pad was then opened on the top of each sensor for measuring the probe signal. So, the sensor could simultaneously measure the probe signal and the force sensor signal. Fig. 10 . The layout of array-type CMOS force sensor.
Process of fabrication
After it was verified that the simulation met the design requirements, the design was drafted and a design rule check (DRC) was performed. The standard TSMC 0.35 µm 2P4M process offered by the Chip Implementation Center (CIC, 2008) was then adopted to fabricate the sensor. Fig. 11(a) shows a cross section of the fabricated chip. Further, we employed a post process (RLS dry etching) supplied by CIC (CIC, 2008) . The first step in the process involved the anisotropic etching of silicon nitride and silicon dioxide, as shown in Fig. 11(b) . The next step was to etch the silicon substrate by isotropic etching, as shown in Fig. 11(c) .
Piezoresistance
Actually, there are two types of piezoresistance in polycrystalline silicon: p+ and n+, which have well known piezoresistance effects (the gauge factor is 30 (French, 2002; Seto, 1976) ). We adopted polycrystalline silicon (poly1 layer n+) in the design of the sensor's piezoresistance. The reason for adopting the poly1 layer is that it is located at the bottommost layer of the membrane. Therefore, the largest thickness can be used for the membrane structure. In addition, the resistivity ( ) of the poly1 layer is 0.85 mΩ-cm, based on the data offered by CIC. 
Results and discussion
Application of a vertical probe card
There are two applications of our force sensor. The first type involves off-line testing. The initial package adopted wire boning, and put the force sensor below the vertical probe card, as shown in Fig. 12(a) . When the vertical probe card is off-line, it is made to touch the sensor and the force is measured. All of the data is then compared and the co-planarity of the probe card is adjusted. The second type of application involves on-line testing. Initially, we used micro electroforming and sputtering to form a bump on a pad of the chip, and the sensor and printed circuit board employed flip chip technology, as shown in Fig. 12(b) . The probe tip of the probe card touches the sensor membrane. As the probe card is inserted, each probe tip comes into contact with a force sensor and generates a reaction force. The sensor can simultanously transfer this reaction force and the probe current to a testing machine. Thus, we could achieve an array-type force sensor to immediately monitor probes. Fig. 13 illustrates the measurement process for the CMOS force sensor. First, commands were entered into a computer to control a six-axis precision instrument by means of programs and a multi-axis controller. Secondly, an apparatus with a probe was fabricated to compress the sensor chip, and a charge coupled device (CCD) was used to observe whether the probe was able to establish precise contact with the sensor. Finally, for the four resistances of the sensor's Wheatstone bridge, the two input points were connected to a power supply, and both the output points were connected to an oscilloscope. Fig. 13 . The process of CMOS forces sensor measurement.
CMOS force sensor measurement
Results of measurement
After cleaning the sensor chip, we observed the surface of the sensor using an optical microscope to check whether the photoresist was clean. Scanning electron microscopy (SEM) and white light interferometers (WLI) were used to take pictures of the sensors, as shown in Fig. 14 and Fig. 15 . Then, wire bonding was adopted to package the chip for our experiment. At first, we simplified a vertical probe card, viewing it as just a probe that touches the sensor in the experiment, as shown in Fig. 16 . The probe touches down the electronic scales (see Fig. 17 ) to plot a diagram of the probe overdrive force, as shown in Fig. 18(a) . Second, the probe was pushed against the chip sensor to plot a diagram of the probe overdrive-output signal, as shown in Fig. 18(b) . Fig. 19 shows the probe touching the membrane of the sensor in the experiment. We fixed the probe overdrive to get the relationship between the probe's reaction force and the output signal of the sensor. The relationship between the probe's reaction force and probe overdrive is illustrated in Fig. 18(c) . The probe's reaction force stays linear as long as the probe overdrive stays within 40µm. The average sensitivity and loadbearing capacity of the tested sensors were 3.114 mV/MPa/V and 0~3 g, respectively. 
Conclusion
Probe cards play an extremely important role in the semiconductor industry. In this study, we designed a CMOS piezoresistive force sensor to be applied to the probe cards. Capable of simultaneously monitoring the probe reacting force and electrical signals, the designed sensor can help operators immediately identify a broken or a deformed probe and recognize that the received signals are erroneous. The repair time and cost of the probes can therefore be reduced. Further, we adopted the TSMC 0.35 µm 2P4M process to fabricate the CMOS force sensor that can be integrated with the circuit. According to the measurement results, the designed sensor reports an average sensitivity of 3.114 mV/MPa/V and a load-bearing capacity ranging from 0 to 3 g.
